[ IBM Research ]
[ Home ] [ News ] [ Products & Services] [ Support ] [ Solutions ] [ Partners ] [ About IBM ]
Department overview
Homepage
Verification Background
General Structure
Genesys Experience
Genesys Features
Genesys Presentation
Screen Captures
Papers
FAQ
Feedback & Results
Contact Information


Research home
Employment
Genesys

> Back to Haifa Departments

An Intelligent Test-Program Generator for Processor Verification

Genesys is a model-based pseudo-random state-of-the-art test generator that dynamically generates tests using a generation-simulation cycle for each instruction. Its primary aim is to enable the implementation of comprehensive verification plans. Genesys gives the user control to guide the generation of test programs, which range from completely deterministic to totally random. The model-based structure of Genesys makes it applicable to any architecture, which is one of its most significant characteristics. Clearly, this structure also makes it easy to implement and maintain common architecture changes and upgrades. Another important asset is the fact that the structure of Genesys allows for the external incorporation of complex testing knowledge, which represents accumulated testing-engineer expertise. Users can add this knowledge in an incremental and localized manner, thereby providing a virtually unlimited generation platform, in terms of scope and smartness.


[ Privacy ] [ Legal ] [ Search ] [ Contact ]