Multi-GHz Clock Networks
Click Here to see Slides and Animations
Phillip J. Restle,
IEEE SSCTC Workshop on Design for Multi-GigaHertz Processors,
San Fransico, Feb. 7, 2000
Phillip Restle at IBM Research
email
restle@us.ibm.com
This page last updated: March 22, 2000
![[ Find ]](http://www.ibm.com/i/v8/b/fi.gif){kind=small}
![[ News ]](http://www.ibm.com/i/v8/b/ne.gif){kind=small}
![[ Products ]](http://www.ibm.com/i/v8/b/pro.gif){kind=small}
![[ Support ]](http://www.ibm.com/i/v8/b/su.gif){kind=small}
![[ Business solutions ]](http://www.ibm.com/i/v8/b/so.gif){kind=small}
![[ Inside IBM ]](http://www.ibm.com/i/v8/b/ins_h.gif){kind=small}
![[ Interest groups ]](http://www.ibm.com/i/v8/b/int.gif){kind=small}
![[ IBM Research ]](http://www.research.ibm.com/images/masthead.gif){kind=small}
