IBM®
Skip to main content
    Country/region [change]    Terms of use
 
 
 
    Home    Products    Services & solutions    Support & downloads    My account    

IBM Journal of Research and Development
IBM System z9   Volume 51, Number 1/2, 2007
Table of contents: HTMLPDF This article: HTMLPDF   Copyright info

Optimization of silicon technology for the IBM System z9 - References

 by D. J. Poindexter,
S. R. Stiffler,
P. T. Wu,
P. D. Agnello,
T. Ivers,
S. Narasimha,
T. B. Faure,
J. H. Rankin,
D. A. Grosch,
M. D. Knox,
D. C. Edelstein,
M. Khare,
G. B. Bronner,
H.-J. Nam,
and S. A. Butt
References

  1. B. W. Curran, Y. H. Chan, P. T. Wu, P. J. Camporese, G. A. Northrop, R. F. Hatch, L. B. Lacey, J. P. Eckhardt, D. T. Hui, and H. H. Smith, “IBM eServer* z900 High-Frequency Microprocessor Technology, Circuits, and Design Methodology,” IBM J. Res. & Dev. 46, No. 4/5, 631–644 (2002).
  2. P. Smeys, V. McGahay, I. Yang, J. Adkisson, K. Beyer, O. Bula, Z. Chen, et al., “A High Performance 0.13 μm SOI CMOS Technology with Cu Interconnects and Low-k BEOL Dielectric,” IEEE Symposium on VLSI Technology, Digest of Technical Papers, June 13–15, 2000, pp. 184–185.
  3. E. J. Nowak, “Maintaining the Benefits of CMOS Scaling When Scaling Bogs Down,” IBM J. Res. & Dev. 46, No. 2/3, 169–180 (2002).
  4. M. Khare, S. H. Ku, R. A. Donaton, S. Greco, C. Brodsky, X. Chen, A. Chou, et al., “A High Performance 90nm SOI Technology with 0.992 μm2 6T-SRAM Cell,” IEDM Tech. Digest, December 8–11, 2002, pp. 407–410. DOI: 10.1109/IEDM.2002.1175865.
  5. J. Yario, “2005 Top Fab: IBM,” Semiconductor International, December 1, 2005 (available online).
  6. S.-F. Huang, C.-Y. Lin, Y.-S. Huang, T. Schafbauer, M. Eller, Y.-C. Cheng, S.-M. Cheng, et al., “High Performance 50 nm CMOS Devices for Microprocessor and Embedded Processor Core Applications,” IEDM Tech. Digest, 2001, pp. 11.1.1–11.1.4. DOI: 10.1109/IEDM.2001.979474.
  7. K. Mueller, S. Gupta, S. Pae, M. Agostinelli, and P. Aminzadeh, “T-Cell Circuit Dependent GOX SBD Model for Accurate Prediction of Observed Vccmin Test Voltage Dependency,” Proceedings of the 42nd Annual IEEE International Reliability Physics Symposium, April 25–29, 2004, pp. 426–429.
  8. C. Kothandaraman, S. K. Iyer, and S. S. Iyer, “Electrically Programmable Fuse (eFUSE) Using Electromigration in Silicides,” IEEE Electron Device Lett. 23, No. 9, 523–525 (2002). DOI: 10.1109/LED.2002.802657.
  9. D. Edelstein, J. Heidenreich, R. Goldblatt, W. Cote, C. Uzoh, N. Lustig, P. Roper, et al., “Full Copper Wiring in a Sub-0.25 μm CMOS ULSI Technology,” IEDM Tech. Digest, 1997, pp. 773–776. DOI: 10.1109/IEDM.1997.650496.
  10. D. Edelstein, C. Davis, L. Clevenger, M. Yoon, A. Cowley, T. Nogami, H. Rathore, et al., “Reliability, Yield, and Performance of a 90 nm SOI/Cu/SiCOH Technology,” Proceedings of the IEEE International Interconnect Technology Conference, June 7–9, 2004, p. 214.
  11. D. Edelstein, H. Rathore, C. Davis, L. Clevenger, A. Cowley, T. Nogami, B. Agarwala, et al., “Comprehensive Reliability Evaluation of a 90 nm CMOS Technology with Cu/PECVD Low-k BEOL,” Proceedings of the 42nd Annual IEEE International Reliability Physics Symposium, April 25–29, 2004, pp. 316–319.
  12. W. Landers, D. Edelstein, L. Clevenger, C. Das, C.-C. Yang, T. Aoki, F. Beaulieu, et al., “Chip-to-Package Interaction for a 90 nm Cu/PECVD Low-k Technology,” Proceedings of the IEEE International Interconnect Technology Conference, June 7–9, 2004, pp. 108–110.
  13. M. Bhushan, A. Gattiker, M. B. Ketchen, and K. K. Das, “Ring Oscillators for CMOS Process Tuning and Variability Control,” IEEE Trans. Semicond. Manuf. 19, No. 1, 10–18 (2006).
  14. H. S. Yang, R. Malik, S. Narasimha, Y. Li, R. Divakaruni, P. Agnello, S. Allen, et al., “Dual Stress Liner for High Performance Sub-45nm Gate Length SOI CMOS Manufacturing,” IEDM Tech Digest, 2004, pp. 1075–1077.
  15. L. W. Liebmann, S. M. Mansfield, A. K. Wong, M. A. Lavin, W. C. Leipold, and T. G. Dunham, “TCAD Development for Lithography Resolution Enhancement,” IBM J. Res. & Dev. 45, No. 5, 651–665 (2001).
  16. J. A. Bruce, E. W. Conrad, G. J. Dick, D. J. Nickel, and J. G. Smolinski, “Model-Based Verification for First Time Right Manufacturing,” Proc. SPIE 5756, 198 (2005).
  17. T. H. Newman, J. M. Chabala, B. J. Marleau, F. Raymond III, O. Toublan, M. A. Gesley, and F. E. Abboud, “Evaluation of OPC Mask Printing with a Raster Scan Pattern Generator,” Proc. SPIE 4691, 1320–1330 (2002).
  18. T. Chang, “Proximity Effect in Electron-Beam Lithography,” J. Vac. Sci. Technol. 12, 1271–1275 (1975).
  19. G. Owen and P. Risman, “Proximity Effect Correction for Electron Beam Lithography by Equalization of Background Dose,” J. Appl. Phys. 54, 3573–3581 (1983).
  20. I. Ahsan, N. Zamdmer, O. Glushchenkov, R. Logan, E. J. Nowak, H. Kimura, J. Zimmerman, et al., “RTA-Driven Intra-Die Variations in Stage Delay, and Parametric Sensitivities for 65nm Technology,” IEEE Symposium on VLSI Technology, Digest of Technical Papers, 2006, pp. 170–171.
  21. S. Talwar, D. Markle, and M. Thompson, “Junction Scaling Using Lasers for Thermal Annealing,” Solid State Technol. 46, 83 (2003).
  22. J. VanHorn and P. Nigh, “Towards Achieving Reliability Expectations in a Future of GHz, Nanometers, Amps, Watts and Miles of Copper,” Conference Proceedings of the 10th Annual Known Good Die (KGD) Industry Workshop, September 2003; see http://www.sematech.org/meetings/archives/other/20001030/07_Test_Screens_Van%20Horn.pdf.
  23. JEDEC Solid State Technology Association, “JESD91A Method for Developing Acceleration Models for Electronic Component Failure Mechanisms”; see www.jedec.org.
  24. M. Knox, “Facing the Power of the Future—High End Burn-In Directions and Trends,” Conference Proceedings of the IEEE Burn-In and Test Socket Workshop (BiTS), March 2001; see http://www.bitsworkshop.org/archive/archive2001/2001s1.pdf.
  25. M. Knox, “IC Power—The Influence and Impact of Semiconductor Technology,” Conference Proceedings of the IEEE Burn-In and Test Socket Workshop (BiTS), March 2004; see http://www.bitsworkshop.org/archive/archive2004/2004s1.pdf.
  26. B. El-Kareh and W. Tonti, Chip Reliability, Topic 1 tutorial presented at the 1997 International Reliability Physics Symposium.
  27. H. Hamilton and J. Urbanek, “An Overview of High-Power Burn-In with Test,” Chipscale Rev., April 2004, pp. 47–49.
  28. H. E. Hamilton, “Thermal Aspects of Burn-In of High Power Semiconductor Devices,” Proceedings of the Eighth Intersociety Conference, May 30–June 1, 2002, pp. 626–634. DOI: 10.1109/ITHERM.2002.1012513.
  29. Y. Cossette, T. Noble, Q. Qiao, and M. Knox, “Thermal Interface Materials: An Implementation Process (from Cradle to Grave),” Conference Proceedings of the IEEE Burn-In and Test Socket Workshop (BiTS), March 2003; see http://www.bitsworkshop.org/archive/archive2003/2003s5.pdf.

*Trademark, service mark, or registered trademark of International Business Machines Corporation in the United States, other countries, or both.

    About IBM    Privacy    Contact