IBM®
Skip to main content
    Country/region [change]    Terms of use
 
 
 
    Home    Products    Services & solutions    Support & downloads    My account    

IBM Journal of Research and Development
Advanced Silicon Technology   Volume 50, Number 4/5, 2006
Table of contents: HTMLPDF This article: HTMLPDF   Copyright info

High-performance CMOS variability in the 65-nm regime and beyond  - References

 by K. Bernstein,
D. J. Frank,
A. E. Gattiker,
W. Haensch,
B. L. Ji,
S. R. Nassif,
E. J. Nowak,
D. J. Pearson,
and N. J. Rohrer
References

  1. B. E. Stine, D. S. Boning, and J. E. Chung, “Analysis and Decomposition of Spatial Variation in Integrated Circuit Processes and Devices,” IEEE Trans. Semicond. Manuf. 10, No. 1, 24–41 (1997).
  2. D. J. Frank, Y. Taur, and H.-S. P. Wong, “Generalized Scale Length for Two-Dimensional Effects in MOSFETs,” IEEE Electron Device Lett. 19, No. 10, 385–387 (1998).
  3. A. Asenov, A. R. Brown, J. H. Davies, S. Kaya, and G. Slavcheva, “Simulation of Intrinsic Parameter Fluctuations in Decananometer and Nanometer-Scale MOSFETs,” IEEE Trans. Electron Devices 50, 1837 (2003).
  4. D. J. Frank, R. Dennard, E. Nowak, P. Solomon, Y. Taur, and H.-S. P. Wong, “Device Scaling Limits of Si MOSFETs and Their Application Dependencies,” Proc. IEEE 89, 259–288 (2001).
  5. T. Mizuno, J. Okamura, and A. Toriumi, “Experimental Study of Threshold Voltage Fluctuation Due to Statistical Variation of Channel Dopant Number in MOSFET's,” IEEE Trans. Electron Devices 41, 2216 (1994).
  6. P. A. Stolk and D. B. M. Klaassen, “The Effect of Statistical Dopant Fluctuations on MOS Device Performance,” IEDM Tech. Digest, p. 627 (1996).
  7. P. A. Stolk, F. P. Widdershoven, and D. B. M. Klaassen, “Modeling Statistical Dopant Fluctuations in MOS Transistors,” IEEE Trans. Electron Devices 45, 1960 (1998).
  8. H.-S. P. Wong, Y. Taur, and D. J. Frank, “Discrete Random Dopant Distribution Effects in Nanometer-Scale MOSFETs,” Microelectron. Reliabil. 38, 1447–1456 (1998).
  9. D. J. Frank, Y. Taur, M. Ieong, and H.-S. P. Wong, “Monte Carlo Modeling of Threshold Variation Due to Dopant Fluctuations,” Symp. VLSI Technol., pp. 169–170 (1999).
  10. D. J. Frank and H.-S. P. Wong, “Simulation of Stochastic Doping Effects in Si MOSFETs,” Proceedings of the International Workshop on Computational Electronics, 2000, pp. 2–3.
  11. M. Hane, T. Ikezawa, and T. Ezaki, “Atomistic 3D Process/Device Simulation Considering Gate Line-Edge Roughness and Poly-Si Random Crystal Orientation Effects,” IEDM Tech. Digest, pp. 9.5.1–9.5.4 (2003).
  12. H.-S. P. Wong, D. J. Frank, P. M. Solomon, H.-J. Wann, and J. Welser, “Nanoscale CMOS,” Proc. IEEE 87, 537–570 (1999).
  13. T. Brunner, “Why Optical Lithography Will Live Forever,” J. Vac. Sci. Technol. B 21, No. 6, 2632–2637 (2003).
  14. J. Cobb, F. Houle, and G. Gallatin, “The Estimated Impact of Shot Noise in Extreme Ultraviolet Lithography,” Proc. SPIE 5037, 397 (2003).
  15. A. Asenov, S. Kaya, and A. R. Brown, “Intrinsic Parameter Fluctuations in Decananometer MOSFETs Introduced by Gate Line Edge Roughness,” IEEE Trans. Electron Devices 50, 1254 (2003).
  16. K. A. Bowman, T. Xinghai, J. C. Eble, and J. D. Meindl, “Impact of Extrinsic and Intrinsic Parameter Variations on CMOS System on a Chip Performance,” Proceedings of the Twelfth Annual IEEE International ASIC/SOC Conference, 1999, pp. 267–271.
  17. G. Roy, F. Adamu-Lema, A. R. Brown, S. Roy, and A. Asenov, “Intrinsic Parameter Fluctuations in Conventional MOSFETs Until the End of the ITRS: A Statistical Simulation Study,” Proceedings of the 7th International Conference on New Phenomena in Mesoscopic Systems and the 5th International Conference on Surfaces and Interfaces in Mesoscopic Devices (NPMS/SIMD), Maui, HI, 2005, pp. 35–36.
  18. V. Mehrotra, S. Nassif, D. Boning, and J. Chung, “Modeling the Effects of Manufacturing Variation on High-Speed Microprocessor Interconnect Performance,” IEDM Tech. Digest, pp. 767–770 (1998).
  19. S. Nassif, “Within-Chip Variability Analysis,” IEDM Tech. Digest, pp. 283–286 (1998).
  20. C. E. Blat, E. H. Nicollian, and E. H. Poindexter, “Mechanism of Negative Bias Temperature Instability,” J. Appl. Phys. 69, No. 3, 1712–1720 (1991).
  21. E. Takeda, “Hot-Carrier Effects in Submicrometer MOS VLSIs,” IEE Proc. 131, 153–162 (1984).
  22. D. Young and A. Christou, “Failure Mechanism Models for Electromigration,” IEEE Trans. Reliabil. 43, No. 2, 186–192 (1994).
  23. H. H. Chen and D. D. Ling, “Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design,” Proceedings of the IEEE Design Automation Conference, 1996, pp. 638–643.
  24. H. Su, F. Liu, A. Devgan, E. Acar, and S. R. Nassif, “Full Chip Leakage Estimation Considering Power Supply and Temperature Variations,” Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), 2003, pp. 78–83.
  25. S. Nassif and J. Kozhaya, “Fast Power Grid Simulation,” Proceedings of the IEEE Design Automation Conference, 2000, pp. 156–161.
  26. S. Nassif, A. Gattiker, C. Long, and R. Dinakar, “Timing Yield Estimation from Static Timing Analysis,” Proceedings of the IEEE International Symposium on Quality Electronic Design, 2001, pp. 437–442.
  27. J. A. G. Jess, K. Kalafala, S. R. Naidu, R. H. J. M. Otten, and C. Visweswariah, “Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits,” Proceedings of the IEEE Design Automation Conference, 2003, pp. 932–937.
  28. N. J. Rohrer, M. Canada, E. Cohen, M. Ringler, M. Mayfield, P. Sandon, P. Kartschoke, J. Heaslip, J. Allen, P. McCormick, T. Pfluger, J. Zimmerman, C. Lichtenau, T. Werner, G. Salem, M. Ross, D. Appenzeller, and D. Thygesen, “PowerPC* 970 in 130 nm and 90 nm Technologies,” Digest of Technical Papers, IEEE Solid-State Circuits Conference, 2004, pp. 68–69.
  29. J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd ed., Prentice-Hall, Inc., New York, 2003.
  30. P. Kogge and H. Stone, “A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations,” IEEE Trans. Computers C-22, 786–793 (1973).
  31. T. Han and D. Carlson, “Fast Area-Efficient VLSI Adders,” Proceedings of the 8th Annual Symposium on Computer Arithmetic, 1982, pp. 49–56.
  32. R. Brent and H. Kung, “A Regular Layout for Parallel Adders,” IEEE Trans. Computers C-31, 260–264 (1982).
  33. T. Beukema, M. Sorna, K. Selander, S. Zier, B. L. Ji, P. Murfet, J. Mason, W. Rhee, H. Ainspan, B. Parker, and M. Beakes, “A 6.4Gb/s CMOS SerDes Core with Feedforward and Decision-Feedback Equalization,” Digest of Technical Papers, IEEE Solid-State Circuits Conference, 2005, pp. 2633–2645.
  34. V. Chan, R. Rengarajan, N. Rovedo, W. Jin, T. Hook, P. Nguyen, J. Chen, E. Nowak, X.-D. Chen, D. Lea, A. Chakravarti, V. Ku, S. Yang, A. Steegen, C. Baiocco, P. Shafer, H. Ng, S.-F. Huang, and C. Wann, “High Speed 45nm Gate Length CMOSFETs Integrated into a 90nm Bulk Technology Incorporating Strain Engineering,” IEDM Tech. Digest, pp. 77–80 (2003).
  35. S. Thompson, N. Anand, M. Armstrong, C. Auth, B. Arcot, M. Alavi, P. Bai, J. Bielefeld, R. Bigwood, J. Brandenburg, M. Buehler, S. Cea, V. Chikarmane, C. Choi, R. Frankovic, T. Ghani, G. Glass, W. Han, T. Hoffmann, M. Hussein, P. Jacob, A. Jain, C. Jan, S. Joshi, C. Kenyon, J. Klaus, S. Klopcic, J. Luce, Z. Ma, B. Mcintyre, K. Mistry, A. Murthy, P. Nguyen, H. Pearson, T. Sandford, R. Schweinfurth, R. Shaheed, S. Sivakumar, M. Taylor, B. Tufts, C. Wallace, P. Wang, C. Weber, and M. Bohr, “A 90 nm Logic Technology Featuring 50 nm Strained Silicon Channel Transistors, 7 Layers of Cu Interconnects, Low k ILD, and 1 μm2 SRAM Cell,” IEDM Tech. Digest, pp. 61–64 (2002).
  36. S. Eneman, P. Verheyen, R. Rooyackers, F. Nouri, L. Washington, R. Degraeve, B. Kaczer, V. Moroz, A. De Keersgieter, R. Schreutelkamp, M. Kawaguchi, Y. Kim, A. Samoilov, L. Smith, P. P. Absil, K. De Meyer, M. Jurczak, and S. Biesemans, “Layout Impact on the Performance of a Locally Strained PMOSFET,” Symp. VSLI Technol., pp. 22–23 (2005).
  37. M. Yang, M. Ieong, L. Shi, K. Chan, V. Chan, A. Chou, E. Gusev, K. Jenkins, D. Boyd, Y. Ninomiya, D. Pendleton, Y. Surpris, D. Heenan, J. Ott, K. Guarini, C. D'Emic, M. Cobb, P. Mooney, B. To, N. Rovedo, J. Benedict, R. Mo, and H. Ng, “High Performance CMOS Fabricated on Hybrid Substrate with Different Crystal Orientations,” IEDM Tech. Digest, pp. 453–456 (2003).
  38. M. Ieong, H. S.-P. Wong, E. Nowak, J. Kedzierski, and E. C. Jones, “High Performance Double-Gate Device Technology Challenges and Opportunities,” Proceedings of the International Symposium on Quality Electronic Design, 2002, pp. 492–495.
  39. H. Mahmoodi and S. Mukhopadhyay, “Estimation of Delay Variations Due to Random-Dopant Fluctuations in Nanoscale CMOS Circuits,” IEEE J. Solid-State Circuits 40, No. 9, 1787–1796 (2005).
  40. T. Sato, H. Nii, M. Hatano, K. Takenaka, H. Hayashi, K. Ishigo, T. Hirano, K. Ida, N. Aoki, T. Ohguto, K. Ino, I. Mizushima, and T. Tsunashima, “SON (Silicon on Nothing) MOSFET Using ESS (Empty Space in Silicon) Technique for SoC Applications,” IEDM Tech. Digest, pp. 809–812 (2001).
  41. D. Hisamoto, T. Kaga, Y. Kawamoto, and E. Takeda, “A Fully Depleted Lean-Channel Transistor (DELTA)—A Novel Vertical Ultra Thin SOI MOSFET,” IEDM Tech. Digest, pp. 833–836 (1989).
  42. X. Huang, W. C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y. K. Choi, K. Asano, V. Subramanian, T. J. King, J. Bokor, and C. Hu, “Sub 50-nm FinFET: PMOS,” IEDM Tech. Digest, pp. 67–70 (1999).
  43. B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, R. Rios, and R. Chau, “Tri-Gate Fully Depleted CMOS Transistors: Fabrication, Design, and Layout,” Symp. VLSI Technol., pp. 133–134 (2003).
  44. D. M. Fried, E. J. Nowak, J. Kedzierski, J. S. Duster, and K. T. Komegay, “A Fin-Type Independent-Double-Gate NFET,” Proceedings of the Device Research Conference, 2003, pp. 45–46.
  45. Y. X. Liu, M. Masahara, K. Ishii, T. Tsutsumi, T. Sekigawa, H. Takashima, H. Yamauchi, and E. Suzuki, “Flexible Threshold Voltage FinFETs with Independent Double Gates and an Ideal Rectangular Cross-Section Si-Fin Channel,” IEDM Tech. Digest, pp. 986–988 (2003).

*Trademark, service mark, or registered trademark of International Business Machines Corporation.
**Trademark, service mark, or registered trademark of Nintendo in the United States, other countries, or both.

    About IBM    Privacy    Contact