IBMSkip to main content
  Home     Products & services     Support & downloads     My account  
  Select a country 
Journals Home 
 Systems Journal 
Journal of Research
and Development
 ·  Current Issue 
 ·  Recent Issues 
 ·  Papers in Progress 
 ·  Search/Index 
 ·  Orders 
 ·  Description 
 ·  Patents 
 ·  Recent publications 
 ·  Author's Guide 
 Staff 
 Contact Us 
 Related link: 
    IBM eServer zSeries 
IBM Journal of Research and Development 
Volume 48, Number 3/4, 2004
IBM eServer z990
 Table of contents: arrowHTML arrowPDF   This article: arrowHTML arrowPDF arrowCopyright info
  

Functional verification of the z990 superscalar, multibook microprocessor complex - References

by D. G. Bair, S. M. German, W. D. Wollyung, E. J. Kaminski, Jr., J. Schafer, M. P. Mullen, W. J. Lewis, R. Wisniewski, J. Walter, S. Mittermaier, V. Vokhshoori, R. J. Adkins, M. Halas, T. Ruane, and U. Hahn

References

  1. B. Wile, M. P. Mullen, C. Hanson, D. G. Bair, K. M. Lasko, P. J. Duffy, E. J. Kaminski, Jr., T. E. Gilbert, S. M. Licker, R. G. Sheldon, W. D. Wollyung, W. J. Lewis, and R. L. Adkins, “Functional Verification of the CMOS S/390 Parallel Enterprise Server G4 System,” IBM J. Res. & Dev. 41, No. 4/5, 549–566 (July/September 1997); see http://www.research.ibm.com/journal/rd/414/mullen.pdf.
  2. J. M. Ludden, W. Roesner, G. M. Heiling, J. R. Reysa, J. R. Jackson, B.-L. Chu, M. L. Behm, J. R. Baumgartner, R. D. Peterson, J. Abdulhafiz, W. E. Bucy, J. H. Klaus, D. J. Klema, T. N. Le, F. D. Lewis, P. E. Milling, L. A. McConville, B. S. Nelson, V. Paruthi, T. W. Pouarz, A. D. Romonosky, J. Stuecheli, K. D. Thompson, D. W. Victor, and B. Wile, “Functional Verification of the POWER4 Microprocessor and POWER4 Multiprocessor Systems,” IBM J. Res. & Dev.46, No. 1, 53–76 (January 2002); see http://www.research.ibm.com/journal/rd/461/ludden.pdf.
  3. D. L. Dill, A. J. Drexler, A. J. Hu, and C. H. Yang, “Protocol Verification as a Hardware Design Aid,” Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, MA, October 1992, pp. 522–525.
  4. S. M. German, “Formal Design of Cache Memory Protocols in IBM,” Formal Methods Syst. Design 22, No. 2, 133–141 (March 2003); see http://www.kluweronline.com/issn/0925-9856/contents/.
  5. Gary A. Van Huben, “The Role of Two-Cycle Simulation in the S/390 Verification Process,” IBM J. Res. & Dev. 41, No. 4/5, 593–599 (July/September 1997); see http://www.research.ibm.com/journal/rd/414/vanhuben.pdf.
  6. R. Grinwald, E. Harel, M. Orgad, S. Ur, and A. Ziv, “User Defined Coverage—A Tool Supported Methodology for Design Verification,” Proceedings of the Design Automation Conference (DAC'98), San Francisco, June 1998, pp. 158–163; see http://www.sigda.org/Archives/ProceedingArchives/Dac/Dac98/papers/1998/dac98/pdffiles/09_2.pdf.