IBM Skip to main content
  Home     Products & services     Support & downloads     My account  
  Select a country  
Journals Home  
  Systems Journal  
Journal of Research
and Development
  ·  Current Issue  
  ·  Recent Issues  
  ·  Papers in Progress  
  ·  Search/Index  
  ·  Orders  
  ·  Description  
  ·  Patents  
  ·  Recent publications  
  ·  Author's Guide  
  Staff  
  Contact Us  
  Related links:  
     IBM Microelectronics  
     UCSD Dept. of ECE  
IBM Journal of Research and Development  
Volume 46, Numbers 2/3, 2002
Scaling CMOS to the Limits
 Table of contents: arrowHTML arrowPDF arrowASCII   This article: arrowHTML arrowPDF arrowASCII arrowCopyright info
   

CMOS design near the limit of scaling - Author bio

by Y. Taur

Biographical sketch of author

Yuan Taur   Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, California 92093 (taur@ece.ucsd.edu). Dr. Taur received the B.S. degree in physics from the National Taiwan University, Taipei, Taiwan, in 1967 and the Ph.D. degree in physics from the University of California, Berkeley, in 1974. From 1975 to 1979, he worked at NASA, Goddard Institute for Space Studies, New York, on low-noise Josephson junction mixers for millimeter-wave detection. From 1979 to 1981, he worked at Rockwell International Science Center, Thousand Oaks, California, on II–VI semiconductor devices for infrared sensor applications. From 1981 to 2001, Dr. Taur was with the Silicon Technology Department of the IBM Thomas J. Watson Research Center, Yorktown Heights, New York, where he was Manager of Exploratory Devices and Processes. Areas in which he has worked and published include latchup-free 1-µm CMOS, self-aligned TiSi2, 0.5-µm CMOS and BiCMOS, shallow-trench isolation, 0.25-µm CMOS with n+/p+ polysilicon gates, SOI, low-temperature CMOS, and 0.1-µm CMOS. Since October 2001, he has been a professor in the Department of Electrical and Computer Engineering of the University of California at San Diego. Dr. Taur was elected a Fellow of the IEEE in 1998. He is currently the Editor-in-Chief of the IEEE Electron Device Letters. He has served on the technical program committees and as a panelist for the Device Research Conference and the International Electron Devices Meeting, and as Program Chairman for the Symposium on VLSI Technology. Dr. Taur has authored or co-authored more than 120 technical papers; he holds 11 U.S. patents. He is profiled in the 2001 edition of Who's Who in the World. Dr. Taur received four IBM Outstanding Technical Achievement Awards and six IBM Invention Achievement Awards during his IBM career. He co-authored the book, Fundamentals of Modern VLSI Devices, published by Cambridge University Press in 1998.