IBM Skip to main content
  Home     Products & services     Support & downloads     My account  
  Select a country  
Journals Home  
  Systems Journal  
Journal of Research
and Development
  ·  Current Issue  
  ·  Recent Issues  
  ·  Papers in Progress  
  ·  Search/Index  
  ·  Orders  
  ·  Description  
  ·  Patents  
  ·  Recent publications  
  ·  Author's Guide  
  Staff  
  Contact Us  
  Related links:  
     IBM Microelectronics  
     ITRS  
IBM Journal of Research and Development  
Volume 46, Numbers 2/3, 2002
Scaling CMOS to the Limits
 Table of contents: arrowHTML arrowPDF arrowASCII   This article: arrowHTML arrowPDF arrowASCII arrowCopyright info
   

Interconnect opportunities for gigascale integration - References
by J. D. Meindl, J. A. Davis, P. Zarkesh-Ha, C. S. Patel, K. P. Martin, and P. A. Kohl

References

  1. J. D. Meindl, “Low Power Microelectronics: Retrospect and Prospect,” Proc. IEEE 83, 619–635 (April 1995).
  2. M. Bohr, S. S. Ahmed, S. U. Ahmed, M. Bost, T. Ghani, J. Greason, R. Hainsey, C. Jan, P. Packan, S. Sivakumar, S. Thompson, J. Tsai, and S. Yang, “A High Performance 0.25 Micron Logic Technology Optimized for 1.8V Operation,” IEDM Tech. Digest, pp. 847–850 (December 1996).
  3. International Technology Roadmap for Semiconductors (ITRS), 1999 Edition, Semiconductor Industry Association, 4300 Stevens Suite Boulevard, Suite 271, San Jose, CA 95129.
  4. T. N. Theis, “The Future of Interconnection Technology,” IBM J. Res. & Dev. 44, 379–390 (May 2000).
  5. J. Hennessy, M. Heinrich, and A. Gupta, “Cache-Coherent Distributed Shared Memory: Perspectives in Its Development and Future Challenges,” Proc. IEEE 87, 418–429 (March 1999).
  6. B. Landman and R. Russo, “On a Pin Versus Block Relationship for Partition of Logic Paths,” IEEE Trans. Computing C-20, 1469–1479 (December 1971).
  7. J. A. Davis, V. K. De, and J. D. Meindl, “A Stochastic Wire-Length Distribution for Gigascale Integration (GSI)—Part I: Derivation and Validation,” IEEE Trans. Electron Devices 45, 580–589 (March 1998).
  8. J. A. Davis, V. K. De, and J. D. Meindl, “A Stochastic Wire-Length Distribution for Gigascale Integration (GSI)—Part II: Applications to Clock Frequency, Power Dissipation, and Chip Size Estimation,” IEEE Trans. Electron Devices 45, 590–597 (March 1998).
  9. R. Venkatesan, J. A. Davis, K. A. Bowman, and J. D. Meindl, “Minimum Power and Area N-Tier Multilevel Interconnect Architectures Using Optimal Repeater Insertion,” Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), July 2000, pp. 167–172.
  10. H. B. Bakoglu and J. D. Meindl, “Optimal Interconnect Circuits for VLSI,” IEEE Trans. Electron Devices ED-32, 903–909 (May 1985).
  11. H. B. Bakoglu and J. D. Meindl, “Optimal Interconnect Circuits for VLSI,” ISSCC Digest of Technical Papers, February 1984, pp. 164–165.
  12. Q. Chen, J. A. Davis, P. Zarkesh-Ha, and J. D. Meindl, “A Compact Physical Via Blockage Model,” IEEE Trans. Very Large Scale Integration (VLSI) Syst. 8, 689–692 (December 2000).
  13. G. A. Sai-Halasz, “Performance Trends in High-End Processors,” Proc. IEEE 83, 20–36 (January 1995).
  14. P. Zarkesh-Ha, J. A. Davis, and J. D. Meindl, “Prediction of Net-Length Distribution for Global Interconnects in a Heterogeneous System-on-a-Chip,” IEEE Trans. Very Large Scale Integration (VLSI) Syst. 8, 649–659 (December 2000).
  15. (a) J. Davis and J. D. Meindl, “Compact Distributed RLC Interconnect Models Part I: Single Line Transient, Time Delay, and Overshoot Expressions,” IEEE Trans. Electron Devices 45, 580–589 (November 2000). (b) J. Davis and J. D. Meindl, “Compact Distributed RLC Interconnect Models Part II: Coupled Line Transient Expressions and Peak Crosstalk in Multilevel Networks,” IEEE Trans. Electron Devices 45, 590–597 (November 2000).
  16. A. Naeemi, C. Patel, M. Bakir, P. Zarkesh-Ha, K. Martin, and J. Meindl, “Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip (SoC),” ISSCC Digest of Technical Papers, February 2001, pp. 280–281.
  17. T. Sakurai, “Closed-Form Expressions for Interconnect Delay, Coupling, and Crosstalk in VLSIs,” IEEE Trans. Electron Devices 40, 118–124 (January 1993).
  18. A. Naeemi, J. A. Davis, and J. D. Meindl, “Analytical Models for Coupled Distributed RLC Lines with Ideal and Non-Ideal Return Paths,” IEDM Tech. Digest, pp. 689–692 (December 2001).
  19. P. Zarkesh-Ha and J. D. Meindl, “An Integrated Architecture for Global Interconnects in a Gigascale System-on-a-Chip (GsoC),” IEEE Symposium on VLSI Technology, Digest of Technical Papers, June 2000, pp. 194–195.
  20. A. Rahman, A. Fan, J. Chung, and R. Reif, “Wire-Length Distribution of Three-Dimensional Integrated Circuits,” Proceedings of the IEEE International Interconnect Technology Conference, June 1999, pp. 233–235.
  21. S. J. Souri and K. C. Saraswat, “Interconnect Performance Modeling for 3D Integrated Circuits with Multiple Silicon Layers,” Proceedings of the IEEE International Interconnect Technology Conference, June 1999, pp. 24–26.
  22. J. Joyner, P. Zarkesh-Ha, J. Davis, and J. Meindl, “A Three-Dimensional Stochastic Wire Length Distribution for Variable Separation of Strata,” Proceedings of the IEEE International Interconnect Technology Conference, June 2000, pp. 132–134.
  23. H. B. Bakoglu, Circuits, Interconnects, and Packaging for VLSI, Addison-Wesley Publishing Co., Inc., Reading, MA, 1990, Ch. 3.
  24. J. Burns, L. McIlrath, C. Keast, C. Lewis, A. Loomis, K. Warner, and P. Wyatt, “Three-Dimensional Integrated Circuits for Low-Power, High Bandwidth Systems on a Chip,” ISSCC Digest of Technical Papers, February 2001, pp. 268–269.
  25. B. L. Gehman, “Bonding Wire Microelectronic Interconnections,” IEEE Trans. Components, Hybrids, Manuf. Technol. CHMT-3, 375 (September 1980).
  26. E. M. Davis, W. E. Harding, R. S. Schwartz, and J. J. Corning, “Solid Logic Technology: Versatile, High-Performance Microelectronics,” IBM J. Res. & Dev. 8, 102–114 (April 1964).
  27. P. A. Totta and R. P. Sopher, “SLT Device Metallurgy and Its Monolithic Extension,” IBM J. Res. & Dev. 13, 226–238 (May 1969).
  28. A. Naeemi, P. Zarkesh-Ha, C. Patel, and J. D. Meindl, “Performance Improvements Using On-Board Wires for On-Chip Interconnects,” Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging, 2000, pp. 325–328.
  29. C. S. Patel, C. Power, M. Realff, P. A. Kohl, K. P. Martin, and J. D. Meindl, “Low Cost High Density Compliant Wafer Level Package,” Proceedings of the International Conference on High-Density Interconnect and Systems Packaging, Denver, April 26–28, 2000, pp. 262–268.
  30. C. S. Patel, M. Realff, S. Merriweather, C. Power, K. Martin, and J. D. Meindl, “Cost Analysis of Compliant Wafer Level Packages,” Proceedings of the 50th Electronic Components and Technology Conference (ECTC), Las Vegas, May 22–24, 2000, pp. 1634–1639.
  31. H. Reed, M. Bakir, C. Patel, K. Martin, J. Meindl, and P. Kohl, “Compliant Wafer Level Package (CWLP) with Air-Gaps for Sea of Leads (SoL) Interconnections,” Proceedings of the International Interconnect Technology Conference, San Francisco, June 4–6, 2001, pp. 151–153.
  32. P. Zarkesh-Ha and J. D. Meindl, “Stochastic Net Length Distribution for Global Interconnects in a Heterogeneous System-on-a-Chip,” Symposium on VLSI Technology, Digest of Technical Papers, June 1998, pp. 44–45.
  33. A. V. Krishnamoorthy and D. A. B. Miller, “Scaling Optoelectronic-VLSI Circuits into the 21st Century: A Technology Roadmap,” IEEE J. Quantum Electron. 2, 55–76 (April 1996).
  34. L. M. Giovane, J. Foresi, M. Morse, L. Liao, A. Agarwal, X. Duan, L. Kimerling, J. Michel, A. Thilderkvist, and E. Fitzgerald, “Materials for Monolithic Silicon Microphotonics,” Proceedings of the Symposium on Materials Devices for Silicon-Based Optoelectronics, Warrendale, PA, 1998, pp. 45–56.
  35. E. A. Fitzgerald and L. C. Kimerling, “Silicon-Based Microphotonics and Integrated Optoelectronics,” Mater. Res. Soc. Bull. 23, 4 (April 1998).
  36. L. C. Kimerling, “Silicon Microphotonics,” Appl. Surf. Sci. 159–160, 8–13 (June 2000).
  37. W. L. Ng, U. Lourenco, R. Gwilliam, S. Dedain, G. Shao, and K. Homewood, “An Efficient Room-Temperature Silicon-Based Light-Emitting Diode,” Nature 410, 192–194 (March 8, 2001).
  38. J. W. Goodman, S. Kung, and R. Ahtale, “Optical Interconnections for VLSI Systems,” Proc. IEEE 72, 850–866 (July 1984).
  39. S. K. Tewsbury and L. A. Hornak, “Optical Clock Distribution in Electronic Systems,” J. VLSI Signal Proc. 16, 225–246 (June–July 1997).
  40. A. V. Mulé, S. Schultz, E. Glytsis, T. Gaylord, and J. Meindl, “Input Coupling and Guided Wave Distribution Schemes for Broad-Band Intrachip Guided Wave Optical Clock Distribution Networks Using Volume Grating Coupler Technology,” Proceedings of the IEEE International Interconnect Technology Conference, June 4–6, 2001, pp. 128–130.
  41. C. Zhou, J. Kong, and H. Dai, “Electrical Measurements of Individual Semiconducting Single-Walled Carbon Nanotubes of Various Diameters,” Appl. Phys. Lett. 76, 1597–1599 (March 2000).
  42. V. Mulutinovic and P. Stenstrom, “Special Issue on Distributed Shared Memory Systems,” Proc. IEEE 87, 399–403 (March 1999).
  43. W. J. Dally and J. W. Poulton, Digital Systems Engineering, Cambridge University Press, New York, 1998.
  44. D. A. B. Miller, “Rationale and Challenges for Optical Interconnects to Electronic Chips,” Proc. IEEE 88, 728–748 (June 2000).
About IBM | Privacy | Legal | Contact