IBM Skip to main content
  Home     Products & services     Support & downloads     My account  
  Select a country  
Journals Home  
  Systems Journal  
Journal of Research
and Development
  ·  Current Issue  
  ·  Recent Issues  
  ·  Papers in Progress  
  ·  Search/Index  
  ·  Orders  
  ·  Description  
  ·  Patents  
  ·  Recent publications  
  ·  Author's Guide  
  Staff  
  Contact Us  
  Related links:  
     IBM e-server  
     IBM POWER4  
IBM Journal of Research and Development  
Volume 46, Number 1, 2002
IBM POWER4 System
 Table of contents: arrowHTML arrowPDF arrowASCII   This article: arrowHTML arrowPDF arrowASCII arrowCopyright info
   

The circuit and physical design of the POWER4 microprocessor - References
by J. D. Warnock, J. M. Keaty, J. Petrovick, J. G. Clabes, C. J. Kircher, B. L. Krauter, P. J. Restle, B. A. Zoric, and C. J. Anderson

References

  1. J. M. Tendler, J. S. Dodson, J. S. Fields, Jr., H. Le, and B. Sinharoy, “POWER4 System Microarchitecture,” IBM J. Res. & Dev. 46, 5–25 (2002, this issue).
  2. C. J. Anderson, J. Petrovick, J. M. Keaty, J. Warnock, G. Nusbaum, J. M. Tendler, C. Carter, S. Chu, J. Clabes, J. DiLullo, P. Dudley, P. Harvey, B. Krauter, J. LeBlanc, P.-F. Lu, B. McCredie, G. Plum, P. Restle, S. Runyon, M. Scheuermann, S. Schmidt, J. Wagoner, R. Weiss, S. Weitzel, and B. Zoric, “Physical Design of a Fourth-Generation POWER GHz Microprocessor,” IEEE International Solid-State Circuits Conference, Digest of Technical Papers, February 2001, pp. 232–233.
  3. Keith Diefendorff, “POWER4 Focuses on Memory Bandwidth,” Microprocessor Report, October 6, 1999, p. 11.
  4. E. Leobandung, E. Barth, M. Sherony, S.-H. Lo, R. Schulz, W. Chu, M. Khare, D. Sadana, D. Schepis, R. Bolam, J. Sleight, F. White, F. Assaderaghi, D. Moy, G. Biery, R. Goldblatt, T.-C. Chen, B. Davari, and G. Shahidi, “High Performance 0.18 µm SOI CMOS Technology,” IEEE IEDM Tech. Digest, pp. 679–682 (1999).
  5. J. Petrovick and E. Seymour, “IBM POWER4 Chip Integration,” presented at the Hot Chips 12 Conference, August 13–15, 2000; see http://www.hotchips.org/.
  6. K. L. Shepard, S. M. Carey, E. K. Cho, B. W. Curran, R. F. Hatch, D. E. Hoffman, S. A. McCabe, G. A. Northrop, and R. Seigler, “Design Methodology for the S/390 Parallel Enterprise Server G4 Microprocessors,” IBM J. Res. & Dev. 41, 515–547 (1997).
  7. A. Bertolet, K. Carpenter, K. Carrig, A. Chu, A. Dean, F. Farraiolo, S. Kenyon, D. Phan, J. Petrovick, G. Rodgers, D. Willmott, T. Bairley, T. Decker, V. Girardi, Y. Lapid, M. Murphy, and R. Weiss, “A Pseudo-Hierarchical Methodology for High-Performance Microprocessor Design,” Proceedings of the International Symposium on Physical Design, April 1997, pp. 124–129.
  8. G. P. Rodgers, I. G. Bendrihem, T. J. Bucelot, B. D. Burchett, and J. C. Collins, “Infrastructure Requirements for a Large-Scale, Multi-Site VLSI Development Project,” IBM J. Res. & Dev. 46, 87–95 (2002, this issue).
  9. P. Dudley and G. Rodgers, “Multi-Site Microprocessor Auditing and Data Management Methodology,” presented at the International Cadence UserGroup Conference, September 1999.
  10. D. Brand, R. Damiano, L. van Ginneken, and A. Drumm, “In the Driver's Seat of BooleDozer,” Proceedings of the International Conference on Computer Design, 1994, pp. 518–521.
  11. K. L. Shepard, V. Narayanan, and R. Rose, “Harmony: Static Noise Analysis of Deep Submicron Digital Integrated Circuits,” IEEE Trans. Computer-Aided Design Int. Circuits & Syst. 18, 1132–1150 (1999).
  12. A. Kuehlmann, A. Srinivasan, and D. P. LaPotin, “Verity—A Formal Verification Program for Custom CMOS Circuits,” IBM J. Res. & Dev. 39, 149–165 (January/March 1995).
  13. S. Kundu, “GateMaker: A Transistor to Gate Level Model Extractor for Simulation, Automatic Test Pattern Generation and Verification,” Proceedings of the IEEE International Test Conference, 1998, pp. 372–381.
  14. P. J. Restle, T. G. McNamara, D. A. Webber, P. J. Camporese, K. F. Eng, K. A. Jenkins, D. N. Allen, M. J. Rohn, M. P. Quaranta, D. W. Boerstler, C. J. Alpert, C. A. Carter, R. N. Bailey, J. G. Petrovick, B. L. Krauter, and B. D. McCredie, “A Clock Distribution Method for Microprocessors,” IEEE J. Solid-State Circuits 36, 792–799 (May 2001).
  15. P. J. Restle, “Technical Visualizations in VLSI Design,” Proceedings of the 38th ACM/IEEE Design Automation Conference, Paper 31.1; see http://dac.com/.
  16. P. J. Camporese, A. Deutsch, T. G. McNamara, P. Restle, and D. Webber, “X-Y Grid Tree Tuning Method,” U.S. Patent 6,205,571, March 20, 2001.
  17. P. J. Restle, K. A. Jenkins, A. Deutsche, and P. W. Cook, “Measurement and Modeling of On-Chip Transmission-Line Effects in a 400 MHz Microprocessor,” IEEE J. Solid-State Circuits 33, 662–665 (April 1998).
  18. A. Deutsch, G. Kopcsay, P. Restle, H. Smith, G. Katopis, W. Becker, P. Coteus, C. Surovic, B. Rubin, R. Dunne, T. Gallo, K. Jenkins, L. Terman, and R. Dennard, “When Are Transmission-Line Effects Important for On Chip Interconnections?,” IEEE Trans. Microwave Theor. Techniques 45, 1836–1846 (October 1997).
  19. B. McCredie, J. Badar, R. Bailey, P. Chou, C. Carter, D. Dreps, J. Eckhardt, D. Ervin, M. Floyd, A. Haridass, D. Heidel, M. Immediato, J. Keaty, B. Krauter, J. LeBlanc, L. Leitner, D. Malone, D. Mikan, Jr., M. Nealon, J. Petrovick, D. Plass, K. Reick, P. Restle, R. Robertazzi, T. Skergan, K. Stawiasz, H. Stigdon, J. Vargus, and J. Warnock, “A 1 GHz POWER4 Testchip Design,” presented at Hot Chips 11, Symposium on High-Performance Chips, Palo Alto, CA, August 1999.
  20. L. Sigal, J. D. Warnock, B. W. Curran, Y. H. Chan, P. J. Camporese, M. D. Mayo, W. V. Huott, D. R. Knebel, C. T. Chuang, J. P. Eckhardt, and P. T. Wu, “Circuit Design Techniques for the High-Performance CMOS IBM S/390 Parallel Enterprise Server G4 Microprocessor,” IBM J. Res. & Dev. 41, 489–503 (1997).
  21. K. Bernstein and N. Rohrer, SOI Circuit Design Concepts, Kluwer Academic Publishers, New York, 2000, Ch. 3.
  22. P.-F. Lu, T. Ching, J. J. Chuang, L. F. Wagner, C. M. Hsieh, J. B. Kuang, L. L. C. Hsu, M. M. Pellela, Jr., S. F. S. Chu, and C. J. Anderson, “Floating-Body Effects in Partially Depleted SOI CMOS Circuits,” IEEE J. Solid-State Circuits 32, 1241–1253 (1997).
  23. S. K. H. Fung, N. Zamdmer, I. Yang, M. Sherony, Shih Hsieh Lo, L. Wagner, T. C. Chen, G. Shahidi, and F. Assaderaghi, “Impact of the Gate-to-Body Tunneling Current on SOI History Effect,” Proceedings of the IEEE International SOI Conference, October 2000, pp. 122–123.
  24. A. G. Aipperspach, D. H. Allen, D. T. Cox, N. V. Phan, and S. N. Storino, “A 0.2-µm, 1.8-V, SOI, 550-MHz, 64-b PowerPC Microprocessor with Copper Interconnects,” IEEE J. Solid-State Circuits 34, 1430–1435 (November 1999).
  25. D. Stasiak, J. Tran, F. Mounes-Toussi, and S. Storino, “A 2nd Generation 440 ps SOI 64b Adder,” IEEE IEDM Tech. Digest, pp. 288–289, 465 (February 2000).
  26. Ching-Te Chuang, Pong Fe Lu, and C. J. Anderson, “SOI for Digital CMOS VLSI: Design Considerations and Advances,” Proc. IEEE 86, 689–720 (April 1998).
  27. K. L. Shepard and D.-J. Kim, “Static Noise Analysis for Digital Integrated Circuits in Partially-Depleted Silicon-On-Insulator Technology,” Proceedings of the ACM/IEEE Design Automation Conference, June 2000, pp. 239–242.
  28. C. Visweswariah and A. R. Conn, “Formulation of Static Circuit Optimization with Reduced Size, Degeneracy, and Redundancy by Timing Graph Manipulation, Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, November 1999, pp. 244–251.
  29. A. R. Conn, I. M. Elfadel, W. W. Molzen, Jr., P. R. O'Brien, P. N. Strenski, C. Visweswariah, and C. B. Whan, “Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation,” Proceedings of the ACM/IEEE Design Automation Conference, June 1999, pp. 452–459.
  30. G. Northrop and P.-F. Lu, “A Semi-Custom Design Flow in High-Performance Microprocessor Design,” Proceedings of the 38th ACM/IEEE Design Automation Conference, Paper 27.2, June 2001; see http://dac.com.
  31. Huey Ling, “High-Speed Binary Adder,” IBM J. Res. & Dev. 25, 156–166 (1981).
  32. C. T. Chuang and R. Puri, “SOI Digital CMOS VLSI— A Design Perspective,” Proceedings of the ACM/IEEE Design Automation Conference, June 1999, pp. 709–714.
  33. B. Curran, P. Camporese, S. Carey, Y. Chan, Y.-H. Chan, R. Clemen, R. Crea, D. H. Hoffman, T. Koprowski, M. Mayo, T. McPherson, G. Northrop, L. Sigal, H. Smith, F. Tanzi, and P. Williams, “A 1.1GHz First 64b Generation Z900 Microprocessor,” IEEE IEDM Tech. Digest, pp. 238–239, 452 (February 2001).
  34. J. Scott Neely, Howard H. Chen, Steven G. Walker, James Venuto, and Thomas Bucelot, “CPAM: A Common Power Analysis Methodology for High-Performance VLSI Design,” Proceedings of the 9th Topical Meeting on the Electrical Performance of Electronic Packaging, 2000, pp. 303–306.
  35. Mattan Kamon, Michael J. Tsuk, and Jacob K. White, “FASTHENRY: A Multipole-Accelerated 3-D Inductance Extraction Program,” IEEE Trans. Microwave Theor. Techniques 42, 1750–1758 (September 1994).
  36. R. M. Averill III, K. G. Barkley, M. A. Bowen, P. J. Camporese, A. H. Dansky, R. F. Hatch, D. E. Hoffman, M. D. Mayo, S. A. McCabe, T. G. McNamara, T. J. McPherson, G. A. Northrop, L. Sigal, H. Smith, D. A. Webber, and P. M. Williams, “Chip Integration Methodology for the IBM S/390 G5 and G6 Custom Microprocessors,” IBM J. Res. & Dev. 43, 681–706 (1999).
About IBM | Privacy | Legal | Contact