IBM Skip to main content
  Home     Products & services     Support & downloads     My account  
  Select a country  
Journals Home  
  Systems Journal  
Journal of Research
and Development
  ·  Current Issue  
  ·  Recent Issues  
  ·  Papers in Progress  
  ·  Search/Index  
  ·  Orders  
  ·  Description  
  ·  Patents  
  ·  Recent publications  
  ·  Author's Guide  
  Staff  
  Contact Us  
IBM Journal of Research and Development  
Volume 44, Number 6, 2000
Advanced microprocessor design
 Table of contents: arrowHTML arrowPDF arrowASCII   This article: arrowHTML arrowPDF arrowASCII arrowCopyright info
   

A multithreaded PowerPC processor for commercial servers - Author bios

by J. M. Borkenhagen, R. J. Eickemeyer, R. N. Kalla, and S. R. Kunkel
John M. Borkenhagen   IBM Server Group, 3605 Highway 52 N, Rochester, Minnesota 55901 (bork@us.ibm.com). Dr. Borkenhagen is a Senior Technical Staff Member with IBM Server Development in Rochester, Minnesota. His interests are in multiprocessor efficiency, memory coherency, hardware multithreading, and storage control architecture.

Richard J. Eickemeyer   IBM Server Group, 3605 Highway 52 N, Rochester, Minnesota 55901 (eick@us.ibm.com). Dr. Eickemeyer is a Senior Engineer in the IBM Server Group. He is currently the processor core performance team lead for IBM's PowerPC servers. Prior to this, he worked on performance and architecture for several processors used in AS/400 systems and S/390 systems in Rochester, Minnesota, and Endicott, New York. Since joining IBM, he has received awards which include the Seventh Plateau IBM Invention Achievement Award, an Outstanding Technical Achievement Award, an Outstanding Innovation Award, and a Corporate Award for Hardware Multi-Threading. He has also been named a Server Group Master Inventor. Dr. Eickemeyer received the B.S. degree in electrical engineering from Purdue University and the M.S. and Ph.D. degrees from the University of Illinois at Urbana­Champaign. His research interests are computer architecture and performance analysis.

Ronald N. Kalla   IBM Server Group, 11400 Burnet Road, Austin, Texas 78758 (rkalla@us.ibm.com). Mr. Kalla is a Senior Engineer with IBM Server Development, Austin, Texas. In 1983 he joined IBM in Endicott, New York, where he worked on mid-range System/370 processors. In 1989, he transferred to Rochester, Minnesota, to work on AS/400 I/O systems and processor development. He is currently working on the POWER4 processor, which will be used in future pSeries servers. Mr. Kalla's interests are in processor architecture and performance.

Steven R. Kunkel   IBM Server Group, 3605 Highway 52 N, Rochester, Minnesota 55901 (srkunkel@us.ibm.com). Dr. Kunkel received his Ph.D. degree from the University of Wisconsin at Madison in 1987. He then joined IBM in Endicott, New York, doing performance analysis of a vector facility for a mid-range S/390 product. In 1989, he transferred to Rochester, Minnesota, where he has worked on architecture and performance analysis for AS/400 products, including such areas as NUMA, VLIW, caches, MP cache coherency, SCI, multithreading, and converting AS/400 to PowerPC-architecture processors. Dr. Kunkel is currently a Senior Technical Staff Member doing architecture and performance analysis for iSeries (AS/400), pSeries (RS/6000), and xSeries (Netfinity) servers.