IBM Skip to main content
  Home     Products & services     Support & downloads     My account  
  Select a country  
Journals Home  
  Systems Journal  
Journal of Research
and Development
  ·  Current Issue  
  ·  Recent Issues  
  ·  Papers in Progress  
  ·  Search/Index  
  ·  Orders  
  ·  Description  
  ·  Patents  
  ·  Recent publications  
  ·  Author's Guide  
  Staff  
  Contact Us  
IBM Journal of Research and Development  
Volume 42, Number 6, 1998
Data compression technology in ASIC cores
 Table of contents: arrowHTML arrowASCII   This article: arrowHTML arrowASCII
arrowCopyright info
   

A JBIG-ABIC compression engine for digital document processing - Author bio

by K. M. Marks

Biographical sketch of author

Karl M. Marks Xionics Document Technologies, Inc., 70 Blanchard Rd., Burlington, Massachusetts 01803. Mr. Marks studied electrical engineering from 1980 to 1985 at the Ruhr University, Bochum, Germany, and Purdue University; he received his Diploma in electrical engineering from the Ruhr-University in 1985. From 1986 to 1988 he worked as an assistant at the Institute for Electronic Devices at the University of Dortmund, Germany. In 1988 he founded MacroTek, which engaged in the design of support chips for Motorola's 88110 and IBM's PowerPC 60x family. During 1995 and 1996 he worked for the Heinz-Nixdorf Institute at the University of Paderborn, Germany, on the XipChip project with Xionics Document Technologies. In 1996 he joined Xionics as Senior Director of ASIC technology. He has received patents for error detection and correction and L2 cache technology.