IBM Skip to main content
  Home     Products & services     Support & downloads     My account  
  Select a country  
Journals Home  
  Systems Journal  
Journal of Research
and Development
  ·  Current Issue  
  ·  Recent Issues  
  ·  Papers in Progress  
  ·  Search/Index  
  ·  Orders  
  ·  Description  
  ·  Patents  
  ·  Recent publications  
  ·  Author's Guide  
  Staff  
  Contact Us  
IBM Journal of Research and Development  
Volume 41, Number 3, 1997
Performance analysis and its impact on design
 Table of contents: arrowHTML arrowASCII   This article: arrowHTML arrowASCII
arrowCopyright info
   

A programmer's view of performance monitoring in the PowerPC microprocessor - References

by F. E. Levine and C. P. Roth

References

  1. IBM Microelectronics Division and Motorola Inc., PowerPC 604 RISC Microprocessor User's Manual, Chapter 9: Performance Monitor, 1994, pp. 9-1-9-11.
  2. E. Welbon, C. Chan-Nui, D. Shippy, and D. Hicks, "POWER2 Performance Monitor," IBM RISC System/6000 Technology: Volume II, IBM Corporation, 1994, pp. 55-62.
  3. C. Roth, F. Levine, and E. Welbon, "Performance Monitoring on the PowerPC 604 Microprocessor," Proceedings of the 1995 IEEE International Conference on Computer Design: VLSI in Computers & Processors, October 3, 1995, pp. 212-215.
  4. C. Roth, F. Levine, E. Welbon, and R. Moore, "Load Miss Performance Analysis Methodology Using the PowerPC* 604 Performance Monitor for OLTP Workloads," Proceedings of COMPCON'96, the Forty-First IEEE Computer Society International Conference: Technologies for the Information Superhighway, February 25-28, 1996, pp. 111-116.
  5. C. Roth and F. Levine, "PowerPC Performance Monitor Evolution," Proceedings of the 1997 IEEE International Performance, Computing and Communications Conference, February 5-7, 1997, pp. 331-336.
  6. H. Dwyer, R. Heisch, F. Levine, and E. Welbon, "Technique for Speculatively Sampling Performance Parameters," IBM Tech. Disclosure Bull. 37, No. 9, 589-592 (September 1994).
  7. The PowerPC* Architecture: A Specification for a New Family of RISC Processors, Second Edition, Morgan Kaufman Publishers, Inc., San Francisco, 1994, pp. 351-357, 479-481.
  8. F. Levine, "Generic Performance Interface Approach," IBM Tech. Disclosure Bull. 39, No. 8, 65-68 (August 1996).
  9. F. Levine and W. Starke, "Generic Performance Monitor Interface Events List Encoding," IBM Tech. Disclosure Bull. 39, No. 8, 251-254 (August 1996).
  10. F. Levine, "Decoding of a Specific Performance Monitor Encoded Request to a Generic Format," IBM Tech. Disclosure Bull. 39, No. 8, 169-171 (August 1996).

*Trademark or registered trademark of International Business Machines Corporation.