IBM Skip to main content
  Home     Products & services     Support & downloads     My account  
  Select a country  
Journals Home  
  Systems Journal  
Journal of Research
and Development
  ·  Current Issue  
  ·  Recent Issues  
  ·  Papers in Progress  
  ·  Search/Index  
  ·  Orders  
  ·  Description  
  ·  Patents  
  ·  Recent publications  
  ·  Author's Guide  
  Staff  
  Contact Us  
IBM Journal of Research and Development  
Volume 41, Number 3, 1997
Performance analysis and its impact on design
 Table of contents: arrowHTML arrowASCII   This article: arrowHTML arrowASCII
arrowCopyright info
   

A programmer's view of performance monitoring in the PowerPC microprocessor - Author bios

by F. E. Levine and C. P. Roth

Biographical sketches of authors

Frank E. Levine IBM Microelectronics Division, 11400 Burnet Road, Austin, Texas 78758 (levine@austin.ibm.com). Mr. Levine received a B.S. in mathematics from Tufts University in 1970 and an M.S. in mathematics from Purdue University in 1972. He continued taking graduate courses in mathematics and computer science until 1974, when he joined the IBM Federal Systems Division, where he was a lead programmer for various software components for the ground support system for the shuttle at Cape Kennedy, Florida. In 1979, he moved to Austin, Texas, where he was a lead programmer on various software development projects, including DisplayWriter*, DisplayWrite*, and OS/2 EE* Data Base Manager. In 1989, Mr. Levine became a Software Development Program Manager for AIX* RISC System/6000* development projects. In 1992, he joined the PowerPC System Architecture Department and coauthored the book RISC System/6000 PowerPC System Architecture, which was published by Morgan Kaufmann Publishers, Inc. In 1995, he started work on the PM API, which he is currently enhancing, with P2 and P2SC support scheduled to be completed in 1997.

Charles P. Roth Somerset Design Center, IBM Corporation, 11400 Burnet Road, Austin, Texas 78758 (cproth@ibmoto.com). Mr. Roth received a B.S. in electrical engineering from Texas A&M University in 1989 and an M.S. in electrical engineering from the University of Texas at Austin in 1991. In 1989 he joined the IBM RISC System/6000 processor design group in Austin, where he worked on the design verification of the POWER and RSC (RISC single-chip) processors. In 1991 he joined the PowerPC microprocessor design team, where he has contributed to the design of the PowerPC 601*, PowerPC 604, and PowerPC 604e microprocessors in the areas of timing analysis, design methodology, performance monitoring instrumentation, and logic design. He is currently working on an undisclosed PowerPC product.

*Trademark or registered trademark of International Business Machines Corporation.