

# HPCA-7



## Call for Papers

### Seventh International Symposium on High Performance Computer Architecture

Monterrey, Mexico. Jan. 20-24, 2001

<http://www.research.ibm.com/hpca7/>

#### General Chairs

Ashwini Nanda, IBM TJ Watson Research Center  
Gabby Silberman, IBM Centre for Advanced Studies, Toronto

#### Program Committee

Wen-mei Hwu, Univ. of Illinois, Urbana-Champaign (**Chair**)

Sarita Adve, University of Illinois

Krste Asanovic, MIT

David August, Princeton University

John Carter, University of Utah

Ignacio Celis, ITESM, MTY

Tom Conte, NC State

Michel Dubois, University of Southern California

Greg Ganger, Carnegie-Mellon University

Jeffrey Kuskin, T-Span Systems

Thomas D. Lovett, IBM NUMAQ

Steven S. Lumetta, University of Illinois

Shubu Mukherjee, Alpha Technology

Trevor Mudge, University of Michigan

Ashwini Nanda, IBM Research

Yale Patt, University of Texas, Austin

Lawrence Rauchwerger, Texas A&M University

Rob Schreiber, HP

Andre Seznec, IRISA/INRIA, France

Gabriel Silberman, IBM Toronto

Per Stenstrom, Chalmers University of Technology

James E. Smith, University of Wisconsin-Madison

Josep Torrellas, University of Illinois

Mateo ValeroUPC, Barcelona

Wen-Hann Wang, Intel

Pen-Chung Yew, University of Minnesota

Willy Zwaenepoel, Rice University

#### Local Arrangements Chair

Ignacio Celis, Instituto Tecnológico y de Estudios Superiores de Monterrey (ITESM), Mexico

**Finance Chair:** David Garza Salazar, ITESM, Mexico

**Tutorial Chair:** Patricia Hinojosa, ITESM, Mexico

**Workshop Chair:** Isaac Scherson, UC Irvine

**Publications Chair:** Sally McKee, Univ. of Utah

**Publicity Chair:** Mark Heinrich, Cornell University

**Registration Chair:** Alfonso Avila, ITESM, Mexico

The International Symposium on High-Performance Computer Architecture provides a high quality forum for scientists and engineers to present their latest research findings in this rapidly changing field. Authors are invited to submit full papers on all aspects of high-performance computer architecture. Topics of interest include, but are not limited to:

- Processor architectures
- Cache and memory architectures
- Parallel computer architectures
- Impact of VLSI scaling on architecture
- Novel architectures for emerging applications
- Power-efficient architectures
- High-availability architectures
- High-performance I/O architectures
- Embedded and reconfigurable architectures
- Real-time architectures
- Interconnection networks and network interfaces
- Innovative hardware/software trade-offs
- Simulation and performance evaluation
- Benchmarking and measurements

Please submit one electronic copy of your paper in Adobe PDF format to the web site:

<http://www.crhc.uiuc.edu/hpca7/submit.html>

The submission should not exceed 6,000 words. Papers that exceed the length limit or that can not be viewed using Adobe Acrobat Reader (version 3.0 or higher) may not be reviewed. The official submission receipt deadline is **July 10, 2000** (Midnight EST, USA). No other extensions will be given. Papers may be submitted for blind review at the option of the authors. Please indicate whether the paper is a student paper for best student paper nominations.

Please submit proposals for tutorials to [tutorial@cet.mty.itesm.mx](mailto:tutorial@cet.mty.itesm.mx) and workshops to [isaac@ics.uci.edu](mailto:isaac@ics.uci.edu) by July 10, 2000.

#### Important Dates

Paper submission deadline:	July 10, 2000
Workshop/Tutorial proposals due:	July 10, 2000
Author Notification:	Oct. 02, 2000
Camera ready copy:	Nov. 04, 2000