Proposed IEEE Verilog Assertion Extensions
"It is expected that the Accellera Property Specification Language standard (PSL) will be adopted and included by reference in the Verilog IEEE 1364 standard. This will add assertion verification capabilities to the Verilog Hardware description language."