Skip to main content
    Israel [change]    Terms of use
    Home    Products    Services & solutions    Support & downloads    My account    
IBM Research


Formal Verification


FoCs (pronounce 'fox') takes Sugar properties (a.k.a. assertions) and translates them into HDL Checkers, which in turn are integrated into the simulation environment. These Checkers monitor the simulation results on a cycle-by-cycle basis for violation of the properties. Each Checker implements a state machine that enters and asserts an error state if the respective property fails to hold in a simulation run.

Users of FoCs report a drastic improvement - up to 50% - in testbench development time.

Sivan Rabinovich
IBM Haifa Research Laboratory
Haifa University Campus
Mount Carmel
Haifa 31905
email :

    About IBMPrivacyContact